

October 1987 Revised April 2002

# **CD4528BC Dual Monostable Multivibrator**

### **General Description**

The CD4528BC is a dual monostable multivibrator. Each device is retriggerable and resettable. Triggering can occur from either the rising or falling edge of an input pulse, resulting in an output pulse over a wide range of widths. Pulse duration and accuracy are determined by external timing components Rx and Cx.

### **Features**


- Wide supply voltage range: 3.0V to 18V
- Separate reset available
- Quiescent current = 5.0 nA/package (typ.) at 5.0 V<sub>DC</sub>
- Diode protection on all inputs
- Triggerable from leading or trailing edge pulse
- Capable of driving two low-power TTL loads or one lowpower Schottky TTL load over the rated temperature

# **Ordering Code:**

Order Number	Package Number	Package Description
CD4528BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4528BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Connection Diagram**




### **Truth Table**


Inputs			Outputs			
Clear	Α	В	Q	Q		
L	Х	Х	L	Н		
Χ	Н	Χ	L	Н		
Х	Х	L	L	Н		
Н	L	$\downarrow$	工	ݖ		
Н	1	Н	工	ᅚ		
	L X X H	Clear A L X X H X X H L	Clear         A         B           L         X         X           X         H         X           X         X         L           H         L         ↓	Clear         A         B         Q           L         X         X         L           X         H         X         L           X         X         L         L           H         L         ↓		

- H = HIGH Level
- L = LOW Level
- ↑ = Transition from LOW-to-HIGH ↓ = Transition from HIGH-to-LOW
- \_\_ = One HIGH Level Pulse
- ¬¬ = One LOW Level Pulse X = Irrelevant

# **Block Diagram**



# **Logic Diagram**



Note: Externally ground pins 1 and 15 to pin 8.

# **Absolute Maximum Ratings**(Note 1)

(Note 2)

DC Supply Voltage (V<sub>DD</sub>)  $-0.5 \text{ V}_{DC} \text{ to } +18 \text{ V}_{DC}$  Input Voltage, All Inputs (V<sub>IN</sub>)  $-0.5 \text{ V}_{DC} \text{ to } V_{DD} +0.5 \text{ V}_{DC}$  Storage Temperature Range (T<sub>S</sub>)  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Power Dissipation (P<sub>D</sub>)

Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 2)

 $\begin{array}{ll} \text{DC Supply Voltage (V}_{\text{DD}}) & 3\text{V to 15V} \\ \text{Input Voltage (V}_{\text{IN}}) & 0\text{V to V}_{\text{DD}} \text{ V}_{\text{DC}} \\ \text{Operating Temperature Range (T}_{\text{A}}) & -55^{\circ}\text{C to +125}^{\circ}\text{C} \\ \end{array}$ 

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range", they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.

## DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-5	–55°C		+25°C			+125°C	
Cy501		Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
$I_{DD}$	Quiescent Device Current	$V_{DD} = 5V$		5		0.005	5		150	
		$V_{DD} = 10V$		10		0.010	10		300	μΑ
		$V_{DD} = 15V$		20		0.015	20		600	
$V_{OL}$	LOW Level Output Voltage	$V_{DD} = 5V$		0.05			0.05		0.05	
		$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	
$V_{OH}$	HIGH Level Output Voltage	$V_{DD} = 5V$	4.95		4.95	5.0		4.95		
		$V_{DD} = 10V$	9.95		9.95	10.0		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15.0		14.95		
$V_{IL}$	LOW Level Input Voltage	$V_{DD} = 5V$ , $V_{O} = 0.5V$ or 4.5V		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$		4.0		6.75	4.0		4.0	
$V_{IH}$	HIGH Level Input Voltage	$V_{DD} = 5V$ , $V_{O} = 0.5V$ or 4.5V	3.5		3.5	2.75		3.5		
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	8.25		11.0		
I <sub>OL</sub>	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	(Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I <sub>OH</sub>	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.25		-0.2	-0.36		-0.14		
	(Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-0.62		-0.5	-0.9		-0.35		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-1.8		-1.5	-3.5		-1.1		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μА


Note 3:  $V_{SS} = 0V$  unless otherwise specified.

Note 4:  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

Symbol	C, $C_L = 50 \text{ pF}$ , $R_L = 200 \text{ k}\Omega$ , Inpu Parameter	Conditions	Min	Тур	Max	П
t	Output Rise Time	$t_r = (3.0 \text{ ns/pF}) C_L + 30 \text{ ns}, V_{DD} = 5.0 \text{V}$	IVIIII	180	400	Η,
'n	Output Nise Time	$t_r = (3.5 \text{ Hs/pF})  C_L + 35 \text{ Hs},  V_{DD} = 3.5  V_{DD} = 10.0  V$		90	200	
		$t_r = (1.1 \text{ ns/pF}) C_L + 10 \text{ ns}, V_{DD} = 15.0V$		65	160	
t <sub>f</sub>	Output Fall Time	$t_f = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}, V_{DD} = 13.0V$ $t_f = (1.5 \text{ ns/pF}) C_L + 25 \text{ ns}, V_{DD} = 5.0V$		100	200	
4	Guipat i all Time	$t_f = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}, V_{DD} = 0.0V$		50	100	
		$t_f = (0.55 \text{ ns/pF}) C_L + 9.5 \text{ ns, } V_{DD} = 15.0V$		35	80	
t <sub>PLH</sub>	Turn-Off, Turn-On Delay	$t_{PI,H}, t_{PHI} = (1.7 \text{ ns/pF}) C_1 + 240 \text{ ns}, V_{DD} = 5.0 \text{V}$		230	500	
t <sub>PHL</sub>	A or B to Q or Q	$t_{PLH}$ , $t_{PHL} = (0.66 \text{ ns/pF}) C_L + 8 \text{ ns}$ , $V_{DD} = 10.0 \text{V}$		100	250	
TIL	$Cx = 15 pF, Rx = 5.0 k\Omega$	$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 65 \text{ ns}, V_{DD} = 15.0 \text{V}$		65	150	
	Turn-Off, Turn-On Delay	$t_{PLH}$ , $t_{PHL}$ = (1.7 ns/pF) $C_L$ + 620 ns, $V_{DD}$ = 5.0V		230	500	
	A or B to Q or Q	t <sub>PLH</sub> , t <sub>PHL</sub> = (0.66 ns/pF) C <sub>L</sub> + 257 ns, V <sub>DD</sub> = 10.0V		100	250	
	$Cx = 100 \text{ pF}, Rx = 10 \text{ k}\Omega$	$t_{PLH}$ , $t_{PHL} = (0.5 \text{ ns/pF}) C_L + 185 \text{ ns}, V_{DD} = 15.0 \text{V}$		65	150	
t <sub>WL</sub>	Minimum Input Pulse Width	$V_{DD} = 5.0V$		60	150	
t <sub>WH</sub>	A or B	V <sub>DD</sub> = 10.0V		20	50	
	$Cx = 15 pF, Rx = 5.0 k\Omega$	V <sub>DD</sub> = 15V		20	50	
	$Cx = 1000 pF, Rx = 10 k\Omega$	V <sub>DD</sub> = 5.0V		60	150	
		V <sub>DD</sub> = 10.0V		20	50	
		V <sub>DD</sub> = 15.0V		20	50	
PW <sub>OUT</sub>	Output Pulse Width Q or Q	V <sub>DD</sub> = 5.0V		550		
	For Cx < 0.01 μF (See Graph					
	for Appropriate V <sub>DD</sub> Level)	$V_{DD} = 10.0V$		350		
	$Cx = 15 pF, Rx = 5.0 k\Omega$	V <sub>DD</sub> = 15.0V		300		
	For Cx > 0.01 µF Use	V <sub>DD</sub> = 5.0V	15	29	45	
	$PW_{out} = 0.2 Rx Cx In [V_{DD} - V_{SS}]$	V <sub>DD</sub> = 10.0V	10	37	90	
	$Cx = 10,000 \text{ pF}, Rx = 10 \text{ k}\Omega$	V <sub>DD</sub> = 15.0V	15	42	95	
t <sub>PLH</sub>	Reset Propagation Delay,	V <sub>DD</sub> = 5.0V		325	600	
t <sub>PHL</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	V <sub>DD</sub> = 10.0V		90	225	
	$Cx = 15 pF$ , $Rx = 5.0 k\Omega$	V <sub>DD</sub> = 15.0V		60	170	
	$Cx = 1000 \text{ pF}, Rx = 10 \text{ k}\Omega$	V <sub>DD</sub> = 5.0V		7.0		
		V <sub>DD</sub> = 10.0V		6.7		
		V <sub>DD</sub> = 15.0V		6.7		
$t_{RR}$	Minimum Retrigger Time	$V_{DD} = 5.0V$		0		
	$Cx = 15 pF, Rx = 5.0 k\Omega$	V <sub>DD</sub> = 10.0V		0		
		V <sub>DD</sub> = 15.0V		0		
	$Cx = 1000 \text{ pF}, Rx = 10 \text{ k}\Omega$	V <sub>DD</sub> = 5.0V		0		
		V <sub>DD</sub> = 10.0V		0		
		V <sub>DD</sub> = 15.0V		0		
	Match between Circuits	$V_{DD} = 5.0V$		6	25	
in the Same	•	V <sub>DD</sub> = 10.0V		8	35	
Cx = 10,00	$0 \text{ pF, Rx} = 10 \text{ k}\Omega$	$V_{DD} = 15.0V$		8	35	1

Note 5: AC parameters are guaranteed by DC correlated testing.

# **Pulse Widths**








FIGURE 2. Normalized Pulse Width vs Temperature

# **AC Test Circuits and Waveforms**



Duty Cycle = 50%

FIGURE 3. Power Dissipation Test Circuit and Waveforms



 $\ensuremath{^{\star}}$  Includes capacitance of probes, wiring, and fixture parasitic.


Note: AC test waveforms for PG1, PG2, and PG3 in Figure 4.

### Input Connections


Characteristics	CD	Α	В
t <sub>PLH</sub> , t <sub>PHL</sub> , t <sub>r</sub> , t <sub>f</sub> , PW <sub>out</sub> , PW <sub>in</sub>	V <sub>DD</sub>	PG1	V <sub>DD</sub>
$t_{PLH}, t_{PHL}, t_{f}, t_{f},$ $PW_{out}, PW_{in}$	V <sub>DD</sub>	V <sub>SS</sub>	PG2
t <sub>PLH(R)</sub> , t <sub>PHL(R)</sub> , PW <sub>in</sub>	PG3	PG1	PG2





FIGURE 4. AC Test Circuit



# Physical Dimensions inches (millimeters) unless otherwise noted








16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com